[llvm] [RISCV] Handle non uimm5 VL constants in isVLKnownLE (PR #156639)
Philip Reames via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 3 07:31:11 PDT 2025
================
@@ -365,7 +365,8 @@ unsigned getDestLog2EEW(const MCInstrDesc &Desc, unsigned Log2SEW);
static constexpr int64_t VLMaxSentinel = -1LL;
/// Given two VL operands, do we know that LHS <= RHS?
-bool isVLKnownLE(const MachineOperand &LHS, const MachineOperand &RHS);
+bool isVLKnownLE(const MachineOperand &LHS, const MachineOperand &RHS,
----------------
preames wrote:
This change adds the assumption that this routine is only called in SSA form. Is that true? If so, update the comment.
https://github.com/llvm/llvm-project/pull/156639
More information about the llvm-commits
mailing list