[llvm] [Intrinsics][AArch64] Add intrinsics for masking off aliasing vector lanes (PR #117007)

[Sander de Smalen via llvm-commits]

================
@@ -784,3 +784,115 @@ entry:
   %0 = call <16 x i1> @llvm.loop.dependence.war.mask.v16i1(ptr %a, ptr %b, i64 3)
   ret <16 x i1> %0
 }
+
+define <1 x i1> @whilewr_8_scalarize(ptr %a, ptr %b) {
----------------
sdesmalen-arm wrote:

nit: can you add a section header saying these tests are about scalarising `<1 x i1>` types?

https://github.com/llvm/llvm-project/pull/117007