[llvm] 6372651 - [NFC][MC][Sparc] Minor code cleanup in Sparc disassembler (#154823)
via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 22 07:22:54 PDT 2025
Author: Rahul Joshi
Date: 2025-08-22T07:22:50-07:00
New Revision: 6372651c24ba1cfe2577a6e50d5e50718986a5bb
URL: https://github.com/llvm/llvm-project/commit/6372651c24ba1cfe2577a6e50d5e50718986a5bb
DIFF: https://github.com/llvm/llvm-project/commit/6372651c24ba1cfe2577a6e50d5e50718986a5bb.diff
LOG: [NFC][MC][Sparc] Minor code cleanup in Sparc disassembler (#154823)
- use llvm::endian::read<> to read bit/little endian.
- Range check against size of the lookup tables instead of hardcoded
numbers.
- Make lookup tables constexpr.
- Drop {} for single-statement if-else.
Added:
Modified:
llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
Removed:
################################################################################
diff --git a/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp b/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
index 35207d6301e54..f1cd9b1ab07ca 100644
--- a/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
+++ b/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
@@ -20,6 +20,7 @@
#include "llvm/MC/MCInst.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Support/Compiler.h"
+#include "llvm/Support/Endian.h"
using namespace llvm;
using namespace llvm::MCD;
@@ -60,7 +61,8 @@ LLVMInitializeSparcDisassembler() {
createSparcDisassembler);
}
-static const unsigned IntRegDecoderTable[] = {
+// clang-format off
+static constexpr unsigned IntRegDecoderTable[] = {
SP::G0, SP::G1, SP::G2, SP::G3,
SP::G4, SP::G5, SP::G6, SP::G7,
SP::O0, SP::O1, SP::O2, SP::O3,
@@ -70,7 +72,7 @@ static const unsigned IntRegDecoderTable[] = {
SP::I0, SP::I1, SP::I2, SP::I3,
SP::I4, SP::I5, SP::I6, SP::I7 };
-static const unsigned FPRegDecoderTable[] = {
+static constexpr unsigned FPRegDecoderTable[] = {
SP::F0, SP::F1, SP::F2, SP::F3,
SP::F4, SP::F5, SP::F6, SP::F7,
SP::F8, SP::F9, SP::F10, SP::F11,
@@ -80,7 +82,7 @@ static const unsigned FPRegDecoderTable[] = {
SP::F24, SP::F25, SP::F26, SP::F27,
SP::F28, SP::F29, SP::F30, SP::F31 };
-static const unsigned DFPRegDecoderTable[] = {
+static constexpr unsigned DFPRegDecoderTable[] = {
SP::D0, SP::D16, SP::D1, SP::D17,
SP::D2, SP::D18, SP::D3, SP::D19,
SP::D4, SP::D20, SP::D5, SP::D21,
@@ -90,7 +92,7 @@ static const unsigned DFPRegDecoderTable[] = {
SP::D12, SP::D28, SP::D13, SP::D29,
SP::D14, SP::D30, SP::D15, SP::D31 };
-static const unsigned QFPRegDecoderTable[] = {
+static constexpr unsigned QFPRegDecoderTable[] = {
SP::Q0, SP::Q8, ~0U, ~0U,
SP::Q1, SP::Q9, ~0U, ~0U,
SP::Q2, SP::Q10, ~0U, ~0U,
@@ -100,29 +102,29 @@ static const unsigned QFPRegDecoderTable[] = {
SP::Q6, SP::Q14, ~0U, ~0U,
SP::Q7, SP::Q15, ~0U, ~0U } ;
-static const unsigned FCCRegDecoderTable[] = {
+static constexpr unsigned FCCRegDecoderTable[] = {
SP::FCC0, SP::FCC1, SP::FCC2, SP::FCC3 };
-static const unsigned ASRRegDecoderTable[] = {
+static constexpr unsigned ASRRegDecoderTable[] = {
SP::Y, SP::ASR1, SP::ASR2, SP::ASR3, SP::ASR4, SP::ASR5, SP::ASR6,
SP::ASR7, SP::ASR8, SP::ASR9, SP::ASR10, SP::ASR11, SP::ASR12, SP::ASR13,
SP::ASR14, SP::ASR15, SP::ASR16, SP::ASR17, SP::ASR18, SP::ASR19, SP::ASR20,
SP::ASR21, SP::ASR22, SP::ASR23, SP::ASR24, SP::ASR25, SP::ASR26, SP::ASR27,
SP::ASR28, SP::ASR29, SP::ASR30, SP::ASR31};
-static const unsigned PRRegDecoderTable[] = {
+static constexpr unsigned PRRegDecoderTable[] = {
SP::TPC, SP::TNPC, SP::TSTATE, SP::TT, SP::TICK,
SP::TBA, SP::PSTATE, SP::TL, SP::PIL, SP::CWP,
SP::CANSAVE, SP::CANRESTORE, SP::CLEANWIN, SP::OTHERWIN, SP::WSTATE};
-static const uint16_t IntPairDecoderTable[] = {
+static constexpr uint16_t IntPairDecoderTable[] = {
SP::G0_G1, SP::G2_G3, SP::G4_G5, SP::G6_G7,
SP::O0_O1, SP::O2_O3, SP::O4_O5, SP::O6_O7,
SP::L0_L1, SP::L2_L3, SP::L4_L5, SP::L6_L7,
SP::I0_I1, SP::I2_I3, SP::I4_I5, SP::I6_I7,
};
-static const unsigned CPRegDecoderTable[] = {
+static constexpr unsigned CPRegDecoderTable[] = {
SP::C0, SP::C1, SP::C2, SP::C3,
SP::C4, SP::C5, SP::C6, SP::C7,
SP::C8, SP::C9, SP::C10, SP::C11,
@@ -133,18 +135,18 @@ static const unsigned CPRegDecoderTable[] = {
SP::C28, SP::C29, SP::C30, SP::C31
};
-
-static const uint16_t CPPairDecoderTable[] = {
+static constexpr uint16_t CPPairDecoderTable[] = {
SP::C0_C1, SP::C2_C3, SP::C4_C5, SP::C6_C7,
SP::C8_C9, SP::C10_C11, SP::C12_C13, SP::C14_C15,
SP::C16_C17, SP::C18_C19, SP::C20_C21, SP::C22_C23,
SP::C24_C25, SP::C26_C27, SP::C28_C29, SP::C30_C31
};
+// clang-format on
static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ if (RegNo >= std::size(IntRegDecoderTable))
return MCDisassembler::Fail;
unsigned Reg = IntRegDecoderTable[RegNo];
Inst.addOperand(MCOperand::createReg(Reg));
@@ -168,7 +170,7 @@ static DecodeStatus DecodePointerLikeRegClass0(MCInst &Inst, unsigned RegNo,
static DecodeStatus DecodeFPRegsRegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ if (RegNo >= std::size(FPRegDecoderTable))
return MCDisassembler::Fail;
unsigned Reg = FPRegDecoderTable[RegNo];
Inst.addOperand(MCOperand::createReg(Reg));
@@ -178,7 +180,7 @@ static DecodeStatus DecodeFPRegsRegisterClass(MCInst &Inst, unsigned RegNo,
static DecodeStatus DecodeDFPRegsRegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ if (RegNo >= std::size(DFPRegDecoderTable))
return MCDisassembler::Fail;
unsigned Reg = DFPRegDecoderTable[RegNo];
Inst.addOperand(MCOperand::createReg(Reg));
@@ -188,7 +190,7 @@ static DecodeStatus DecodeDFPRegsRegisterClass(MCInst &Inst, unsigned RegNo,
static DecodeStatus DecodeQFPRegsRegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ if (RegNo >= std::size(QFPRegDecoderTable))
return MCDisassembler::Fail;
unsigned Reg = QFPRegDecoderTable[RegNo];
@@ -201,7 +203,7 @@ static DecodeStatus DecodeQFPRegsRegisterClass(MCInst &Inst, unsigned RegNo,
static DecodeStatus
DecodeCoprocRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ if (RegNo >= std::size(CPRegDecoderTable))
return MCDisassembler::Fail;
unsigned Reg = CPRegDecoderTable[RegNo];
Inst.addOperand(MCOperand::createReg(Reg));
@@ -211,7 +213,7 @@ DecodeCoprocRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address,
static DecodeStatus DecodeFCCRegsRegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 3)
+ if (RegNo >= std::size(FCCRegDecoderTable))
return MCDisassembler::Fail;
Inst.addOperand(MCOperand::createReg(FCCRegDecoderTable[RegNo]));
return MCDisassembler::Success;
@@ -220,7 +222,7 @@ static DecodeStatus DecodeFCCRegsRegisterClass(MCInst &Inst, unsigned RegNo,
static DecodeStatus DecodeASRRegsRegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ if (RegNo >= std::size(ASRRegDecoderTable))
return MCDisassembler::Fail;
Inst.addOperand(MCOperand::createReg(ASRRegDecoderTable[RegNo]));
return MCDisassembler::Success;
@@ -240,13 +242,14 @@ static DecodeStatus DecodeIntPairRegisterClass(MCInst &Inst, unsigned RegNo,
const MCDisassembler *Decoder) {
DecodeStatus S = MCDisassembler::Success;
- if (RegNo > 31)
- return MCDisassembler::Fail;
-
if ((RegNo & 1))
S = MCDisassembler::SoftFail;
- unsigned RegisterPair = IntPairDecoderTable[RegNo/2];
+ RegNo = RegNo / 2;
+ if (RegNo >= std::size(IntPairDecoderTable))
+ return MCDisassembler::Fail;
+
+ unsigned RegisterPair = IntPairDecoderTable[RegNo];
Inst.addOperand(MCOperand::createReg(RegisterPair));
return S;
}
@@ -254,10 +257,11 @@ static DecodeStatus DecodeIntPairRegisterClass(MCInst &Inst, unsigned RegNo,
static DecodeStatus
DecodeCoprocPairRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address,
const MCDisassembler *Decoder) {
- if (RegNo > 31)
+ RegNo = RegNo / 2;
+ if (RegNo >= std::size(CPPairDecoderTable))
return MCDisassembler::Fail;
- unsigned RegisterPair = CPPairDecoderTable[RegNo/2];
+ unsigned RegisterPair = CPPairDecoderTable[RegNo];
Inst.addOperand(MCOperand::createReg(RegisterPair));
return MCDisassembler::Success;
}
@@ -285,12 +289,8 @@ static DecodeStatus readInstruction32(ArrayRef<uint8_t> Bytes, uint64_t Address,
}
Size = 4;
- Insn = IsLittleEndian
- ? (Bytes[0] << 0) | (Bytes[1] << 8) | (Bytes[2] << 16) |
- (Bytes[3] << 24)
- : (Bytes[3] << 0) | (Bytes[2] << 8) | (Bytes[1] << 16) |
- (Bytes[0] << 24);
-
+ Insn = support::endian::read<uint32_t>(
+ Bytes.data(), IsLittleEndian ? endianness::little : endianness::big);
return MCDisassembler::Success;
}
@@ -308,13 +308,11 @@ DecodeStatus SparcDisassembler::getInstruction(MCInst &Instr, uint64_t &Size,
// Calling the auto-generated decoder function.
if (STI.hasFeature(Sparc::FeatureV9))
- {
- Result = decodeInstruction(DecoderTableSparcV932, Instr, Insn, Address, this, STI);
- }
+ Result = decodeInstruction(DecoderTableSparcV932, Instr, Insn, Address,
+ this, STI);
else
- {
Result = decodeInstruction(DecoderTableSparcV832, Instr, Insn, Address, this, STI);
- }
+
if (Result != MCDisassembler::Fail)
return Result;
More information about the llvm-commits
mailing list