[llvm] [ARM] Lower BSWAP on Pre-V6 ARM (PR #154811)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp -- llvm/lib/Target/ARM/ARMISelLowering.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index a324e66e4..35a67ae94 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -9510,11 +9510,11 @@ static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) {
 
 static SDValue LowerBSWAP(SDValue Op, SelectionDAG &DAG) {
 
-// eor     r3, r0, r0, ror #16
-// lsr     r3, r3, #8
-// bic     r3, r3, #0xFF
-// eor     r0, r3, r0, ror #8
-  
+  // eor     r3, r0, r0, ror #16
+  // lsr     r3, r3, #8
+  // bic     r3, r3, #0xFF
+  // eor     r0, r3, r0, ror #8
+
   SDLoc DL(Op);
   SDValue Src = Op.getOperand(0);
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/154811