[llvm] [AMDGPU] Add IntrArgMemOnly, WriteOnly on LDS Ptr for raw.buffer.load.lds and struct.buffer.load.lds (PR #154306)

[via llvm-commits]

================
@@ -1991,7 +1991,9 @@ class AMDGPURawBufferLoadLDS : Intrinsic <
                               //        gfx12+: bits [0-2] = th, bits [3-4] = scope,
                               //                bit 6 = swz
                               //           all: volatile op (bit 31, stripped at lowering)
-  [IntrWillReturn, NoCapture<ArgIndex<1>>, ImmArg<ArgIndex<2>>, ImmArg<ArgIndex<5>>,
+  [IntrWillReturn, IntrArgMemOnly,
----------------
choikwa wrote:

Unfortunately llvm doesn't seem to handle applying ReadOnly on <4 x i32> type
"+ .../git/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.lds.ll --check-prefixes=GCN
Attribute 'readonly' applied to incompatible type!
"

https://github.com/llvm/llvm-project/pull/154306