[llvm] AMDGPU: Use Register type for isStackAccess (PR #154320)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 19 05:41:19 PDT 2025
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-amdgpu
Author: Matt Arsenault (arsenm)
<details>
<summary>Changes</summary>
---
Full diff: https://github.com/llvm/llvm-project/pull/154320.diff
2 Files Affected:
- (modified) llvm/lib/Target/AMDGPU/SIInstrInfo.cpp (+2-2)
- (modified) llvm/lib/Target/AMDGPU/SIInstrInfo.h (+2-2)
``````````diff
diff --git a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
index 3bbf27b95d798..cc4bee0f1f454 100644
--- a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+++ b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
@@ -9229,7 +9229,7 @@ bool SIInstrInfo::isHighLatencyDef(int Opc) const {
(isMUBUF(Opc) || isMTBUF(Opc) || isMIMG(Opc) || isFLAT(Opc));
}
-unsigned SIInstrInfo::isStackAccess(const MachineInstr &MI,
+Register SIInstrInfo::isStackAccess(const MachineInstr &MI,
int &FrameIndex) const {
const MachineOperand *Addr = getNamedOperand(MI, AMDGPU::OpName::vaddr);
if (!Addr || !Addr->isFI())
@@ -9242,7 +9242,7 @@ unsigned SIInstrInfo::isStackAccess(const MachineInstr &MI,
return getNamedOperand(MI, AMDGPU::OpName::vdata)->getReg();
}
-unsigned SIInstrInfo::isSGPRStackAccess(const MachineInstr &MI,
+Register SIInstrInfo::isSGPRStackAccess(const MachineInstr &MI,
int &FrameIndex) const {
const MachineOperand *Addr = getNamedOperand(MI, AMDGPU::OpName::addr);
assert(Addr && Addr->isFI());
diff --git a/llvm/lib/Target/AMDGPU/SIInstrInfo.h b/llvm/lib/Target/AMDGPU/SIInstrInfo.h
index 5cbf6f5ab0459..12ffae78f7b2c 100644
--- a/llvm/lib/Target/AMDGPU/SIInstrInfo.h
+++ b/llvm/lib/Target/AMDGPU/SIInstrInfo.h
@@ -1407,8 +1407,8 @@ class SIInstrInfo final : public AMDGPUGenInstrInfo {
return get(pseudoToMCOpcode(Opcode));
}
- unsigned isStackAccess(const MachineInstr &MI, int &FrameIndex) const;
- unsigned isSGPRStackAccess(const MachineInstr &MI, int &FrameIndex) const;
+ Register isStackAccess(const MachineInstr &MI, int &FrameIndex) const;
+ Register isSGPRStackAccess(const MachineInstr &MI, int &FrameIndex) const;
Register isLoadFromStackSlot(const MachineInstr &MI,
int &FrameIndex) const override;
``````````
</details>
https://github.com/llvm/llvm-project/pull/154320
More information about the llvm-commits
mailing list