[llvm] [AMDGPU][GlobalISel] Combine for breaking s64 and/or into two s32 insts (PR #151731)

[Mirko Brkušanin via llvm-commits]

================
@@ -516,3 +517,9 @@ bool AMDGPUCombinerHelper::matchCombineFmulWithSelectToFldexp(
 
   return true;
 }
+
+bool AMDGPUCombinerHelper::matchConstantIs32BitMask(Register Reg) const {
+  const KnownBits &Known = VT->getKnownBits(Reg);
+  return Known.One.extractBits(32, 0).isAllOnes() ||
----------------
mbrkusanin wrote:

@arsenm I changed this to use isShiftedMask_64 instead of KnownBits. Can you give it a quick look so we can merge this?

https://github.com/llvm/llvm-project/pull/151731