[llvm] [AArch64] Allow peephole to optimize AND + signed compare with 0 (PR #153608)

via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 18 08:38:54 PDT 2025

Previous message: [llvm] 17f5f5b - [X86] Avoid Register implicit int conversion
Next message: [llvm] [AArch64] Allow peephole to optimize AND + signed compare with 0 (PR #153608)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

AZero13 wrote:

@davemgreen what do you think about this?

https://github.com/llvm/llvm-project/pull/153608

Previous message: [llvm] 17f5f5b - [X86] Avoid Register implicit int conversion
Next message: [llvm] [AArch64] Allow peephole to optimize AND + signed compare with 0 (PR #153608)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list