[llvm] [AMDGPU] Restrict packed math FP32 instructions to read only one SGPR per operand on gfx12+ (PR #152465)

Shilei Tian via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 7 16:12:48 PDT 2025

Previous message: [llvm] [AMDGPU] Restrict packed math FP32 instructions to read only one SGPR per operand on gfx12+ (PR #152465)
Next message: [llvm] [AMDGPU] Restrict packed math FP32 instructions to read only one SGPR per operand on gfx12+ (PR #152465)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/shiltian approved this pull request.


https://github.com/llvm/llvm-project/pull/152465

Previous message: [llvm] [AMDGPU] Restrict packed math FP32 instructions to read only one SGPR per operand on gfx12+ (PR #152465)
Next message: [llvm] [AMDGPU] Restrict packed math FP32 instructions to read only one SGPR per operand on gfx12+ (PR #152465)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list