[llvm] [IA][RISCV] Recognize deinterleaved loads that could lower to strided segmented loads (PR #151612)
Min-Yih Hsu via llvm-commits
llvm-commits at lists.llvm.org
Wed Aug 6 09:38:05 PDT 2025
================
@@ -639,7 +705,8 @@ bool InterleavedAccessImpl::lowerDeinterleaveIntrinsic(
return false;
// Check mask operand. Handle both all-true/false and interleaved mask.
- Mask = getMask(getMaskOperand(II), Factor, getDeinterleavedVectorType(DI));
+ std::tie(Mask, std::ignore) =
+ getMask(getMaskOperand(II), Factor, getDeinterleavedVectorType(DI));
----------------
mshockwave wrote:
yeah good point, it's fixed now.
https://github.com/llvm/llvm-project/pull/151612
More information about the llvm-commits
mailing list