[llvm] [AArch64] Keep floating-point conversion in SIMD (PR #147707)

[Paul Walker via llvm-commits]

paulwalker-arm wrote:

Is it possible to write this as a post legalisation DAG combine? to remove the need for dedicated isel patterns.

https://github.com/llvm/llvm-project/pull/147707