[llvm] [AMDGPU] Create hi-half of 64-bit ashr with mov of -1 (PR #146569)

Shilei Tian via llvm-commits llvm-commits at lists.llvm.org
Wed Jul 9 09:02:59 PDT 2025

Previous message: [llvm] 896d900 - [AMDGPU] Create hi-half of 64-bit ashr with mov of -1 (#146569)
Next message: [llvm] [AMDGPU] Support merging 16-bit TBUFFER load/store instruction (PR #145078)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/shiltian closed https://github.com/llvm/llvm-project/pull/146569

Previous message: [llvm] 896d900 - [AMDGPU] Create hi-half of 64-bit ashr with mov of -1 (#146569)
Next message: [llvm] [AMDGPU] Support merging 16-bit TBUFFER load/store instruction (PR #145078)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list