[llvm] [SelectionDAG][x86] Ensure vector reduction optimization (PR #144231)
Phoebe Wang via llvm-commits
llvm-commits at lists.llvm.org
Wed Jun 18 19:39:47 PDT 2025
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>
Message-ID:
In-Reply-To: <llvm.org/llvm/llvm-project/pull/144231 at github.com>
================
@@ -47255,6 +47321,36 @@ static SDValue combineExtractVectorElt(SDNode *N, SelectionDAG &DAG,
return SDValue();
}
+static SDValue combineExtractVectorEltAndOperand(SDNode* N, SelectionDAG& DAG,
----------------
phoebewang wrote:
Yes. That would be good to show which code affect the test change.
https://github.com/llvm/llvm-project/pull/144231
More information about the llvm-commits
mailing list