[llvm] [SelectionDAG][x86] Ensure vector reduction optimization (PR #144231)

[Phoebe Wang via llvm-commits]

Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>,
Suhajda =?utf-8?q?Tamás?= <sutajo at gmail.com>
Message-ID:
In-Reply-To: <llvm.org/llvm/llvm-project/pull/144231 at github.com>


================
@@ -47255,6 +47321,36 @@ static SDValue combineExtractVectorElt(SDNode *N, SelectionDAG &DAG,
   return SDValue();
 }
 
+static SDValue combineExtractVectorEltAndOperand(SDNode* N, SelectionDAG& DAG,
----------------
phoebewang wrote:

Is the combine independent of moving code to the lowering? Better to split them if it is.

https://github.com/llvm/llvm-project/pull/144231