[llvm] [WIP][RFC][X86] Remove MOVSS/D -> BLENDPS/D conversions from DAG/ISEL (PR #144338)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 16 05:04:53 PDT 2025
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp -- llvm/lib/Target/X86/X86FixupInstTuning.cpp llvm/lib/Target/X86/X86InstrInfo.cpp
``````````
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/X86/X86InstrInfo.cpp b/llvm/lib/Target/X86/X86InstrInfo.cpp
index 651e4cca3..d97f424f8 100644
--- a/llvm/lib/Target/X86/X86InstrInfo.cpp
+++ b/llvm/lib/Target/X86/X86InstrInfo.cpp
@@ -9096,7 +9096,7 @@ uint16_t X86InstrInfo::getExecutionDomainCustom(const MachineInstr &MI) const {
case X86::VMOVSDrr:
if (Subtarget.hasSSE41())
return 0x2 | 0x4 | 0x8; // PackedSingle | PackedDouble | PackedInt
- return 0x4; // PackedDouble
+ return 0x4; // PackedDouble
case X86::VPANDDZ128rr:
case X86::VPANDDZ128rm:
case X86::VPANDDZ256rr:
``````````
</details>
https://github.com/llvm/llvm-project/pull/144338
More information about the llvm-commits
mailing list