[llvm] [RISCV] Use t3 for static chain register when branch CFI is enabled (PR #142344)

Jesse Huang via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 2 12:13:44 PDT 2025

Previous message: [llvm] [RISCV] Use t3 for static chain register when branch CFI is enabled (PR #142344)
Next message: [llvm] [RISCV] Use t3 for static chain register when branch CFI is enabled (PR #142344)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jaidTw closed https://github.com/llvm/llvm-project/pull/142344

Previous message: [llvm] [RISCV] Use t3 for static chain register when branch CFI is enabled (PR #142344)
Next message: [llvm] [RISCV] Use t3 for static chain register when branch CFI is enabled (PR #142344)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list