[llvm] [AArch64] TableGen-erate SDNode descriptions (PR #140472)

Sergei Barannikov via llvm-commits llvm-commits at lists.llvm.org
Tue May 27 06:49:29 PDT 2025


================
@@ -10,9 +10,13 @@
 //
 //===----------------------------------------------------------------------===//
 
+#include "AArch64SelectionDAGInfo.h"
 #include "AArch64TargetMachine.h"
 #include "Utils/AArch64SMEAttributes.h"
 
+#define GET_SDNODE_DESC
+#include "AArch64GenSDNodeInfo.inc"
+
----------------
s-barannikov wrote:

Most, if not all, generated headers undefine macros, so I just did the same.


https://github.com/llvm/llvm-project/pull/140472


More information about the llvm-commits mailing list