[llvm] [RISCV] Add compress patterns for qc.extu and qc.mvltui (PR #140682)

via llvm-commits llvm-commits at lists.llvm.org
Fri May 23 01:50:38 PDT 2025

Previous message: [llvm] [RISCV] Add compress patterns for qc.extu and qc.mvltui (PR #140682)
Next message: [llvm] [AMDGPU] Eliminate unnecessary packing in wider f16 vectors for sdwa/opsel-able instruction (PR #137137)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/hchandel closed https://github.com/llvm/llvm-project/pull/140682

Previous message: [llvm] [RISCV] Add compress patterns for qc.extu and qc.mvltui (PR #140682)
Next message: [llvm] [AMDGPU] Eliminate unnecessary packing in wider f16 vectors for sdwa/opsel-able instruction (PR #137137)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list