[llvm] [X86] matchBinaryPermuteShuffle - match AVX512 "cross lane" SHLDQ/SRLDQ style patterns using VALIGN (PR #140538)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp -- llvm/lib/Target/X86/X86ISelLowering.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 6f58910e5..b5356449d 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -39628,7 +39628,8 @@ static bool matchBinaryPermuteShuffle(
     }
     if (ZeroHi) {
       SmallVector<int, 16> ShiftMask(NumMaskElts, SM_SentinelZero);
-      std::iota(ShiftMask.begin(), ShiftMask.begin() + NumMaskElts - ZeroHi, ZeroHi);
+      std::iota(ShiftMask.begin(), ShiftMask.begin() + NumMaskElts - ZeroHi,
+                ZeroHi);
       if (isTargetShuffleEquivalent(MaskVT, Mask, ShiftMask, DAG, V1)) {
         V2 = V1;
         V1 = getZeroVector(AlignVT, Subtarget, DAG, DL);

``````````

</details>


https://github.com/llvm/llvm-project/pull/140538