[llvm] [Codegen] Remove redundant instruction using machinelateCleanup (PR #139716)
    Rohit Aggarwal via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Mon May 19 04:31:22 PDT 2025
    
    
  
================
@@ -189,7 +189,13 @@ static bool isCandidate(const MachineInstr *MI, Register &DefedReg,
       if (MO.isDef()) {
         if (i == 0 && !MO.isImplicit() && !MO.isDead())
           DefedReg = MO.getReg();
-        else
+        else if (i != 0 && DefedReg != MCRegister::NoRegister) {
+          if (MO.isDead() && MO.isImplicit())
----------------
rohitaggarwal007 wrote:
Machine operand has this attribute for which I am trying do the enable the optimization.
https://github.com/llvm/llvm-project/pull/139716
    
    
More information about the llvm-commits
mailing list