[llvm] [RISCV] Add isel patterns to use Zilsd for f64 load/store for Zdinx on RV32. (PR #139935)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed May 14 12:19:44 PDT 2025

Previous message: [llvm] [RISCV] Add isel patterns to use Zilsd for f64 load/store for Zdinx on RV32. (PR #139935)
Next message: [llvm] bf0655f - [RISCV] Improve casting between i1 scalable vectors and i8 fixed vectors for -mrvv-vector-bits (#139190)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/139935

Previous message: [llvm] [RISCV] Add isel patterns to use Zilsd for f64 load/store for Zdinx on RV32. (PR #139935)
Next message: [llvm] bf0655f - [RISCV] Improve casting between i1 scalable vectors and i8 fixed vectors for -mrvv-vector-bits (#139190)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list