[llvm] [X86][SelectionDAG] Handle the case for gather where index is SHL (PR #139703)
via llvm-commits
llvm-commits at lists.llvm.org
Tue May 13 11:58:35 PDT 2025
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp -- llvm/lib/Target/X86/X86ISelLowering.cpp
``````````
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index 758f543a9..6b6cc1f2a 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -56740,7 +56740,7 @@ static SDValue combineGatherScatter(SDNode *N, SelectionDAG &DAG,
}
}
}
-
+
// If the index is a left shift, \ComputeNumSignBits we are recomputing
// the number of sign bits from the shifted value. We are trying to enable
// the optimization in which we can shrink indices if they are larger than
``````````
</details>
https://github.com/llvm/llvm-project/pull/139703
More information about the llvm-commits
mailing list