[llvm] [LoongArch] Introduce `32s` target feature for LA32S ISA extensions (PR #139695)

[via llvm-commits]

================
@@ -1054,6 +1068,8 @@ def AMCAS__DB_D  : AMCAS_3R<0x385b8000>;
 def LL_D : LLBase<0x22000000>;
 def SC_D : SCBase<0x23000000>;
 def SC_Q : SCBase_128<0x38570000>;
+def LLACQ_W : LLBase_ACQ<0x38578000>;
+def SCREL_W : SCBase_REL<0x38578400>;
----------------
heiher wrote:

They aren't new additions; rather, they are being moved out of the `Has32S` predicates.

https://github.com/llvm/llvm-project/pull/139695