[llvm] [WIP][AMDGPU][MC] Allow 128-bit rsrc register in MIMG instructions (PR #132264)
Jay Foad via llvm-commits
llvm-commits at lists.llvm.org
Fri May 2 04:43:49 PDT 2025
jayfoad wrote:
> So, if I continue with the approach I'd have to modify the class `MCInstrDesc`.
That's #138127, right?
https://github.com/llvm/llvm-project/pull/132264
More information about the llvm-commits
mailing list