[llvm] [X86][AVX] Match v4f64 blend from shuffle of scalar values. (PR #135753)
Simon Pilgrim via llvm-commits
llvm-commits at lists.llvm.org
Sat Apr 26 03:54:03 PDT 2025
================
@@ -480,23 +480,6 @@ define <64 x i8> @test_buildvector_v64i8(i8 %a0, i8 %a1, i8 %a2, i8 %a3, i8 %a4,
; build vectors of repeated elements
define <8 x double> @test_buildvector_8f64_2_var(double %a0, double %a1) {
-; AVX-32-LABEL: test_buildvector_8f64_2_var:
-; AVX-32: # %bb.0:
-; AVX-32-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
-; AVX-32-NEXT: vmovups {{[0-9]+}}(%esp), %xmm1
-; AVX-32-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm2
-; AVX-32-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
-; AVX-32-NEXT: vinsertf64x4 $1, %ymm2, %zmm0, %zmm0
-; AVX-32-NEXT: retl
-;
-; AVX-64-LABEL: test_buildvector_8f64_2_var:
-; AVX-64: # %bb.0:
-; AVX-64-NEXT: vmovddup {{.*#+}} xmm0 = xmm0[0,0]
-; AVX-64-NEXT: vmovlhps {{.*#+}} xmm1 = xmm0[0],xmm1[0]
-; AVX-64-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm2
-; AVX-64-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
-; AVX-64-NEXT: vinsertf64x4 $1, %ymm2, %zmm0, %zmm0
-; AVX-64-NEXT: retq
----------------
RKSimon wrote:
This has failed because we don't have common prefixes anymore, you'll need to adjust the top of the file to be something like:
```
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefixes=AVX-32,AVX512F-32
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefixes=AVX-64,AVX512F-64
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512f,+avx512bw | FileCheck %s --check-prefixes=AVX-32,AVX512BW-32
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512bw | FileCheck %s --check-prefixes=AVX-64,AVX512BW-64
```
https://github.com/llvm/llvm-project/pull/135753
More information about the llvm-commits
mailing list