[llvm] [AMDGPU][GlobalISel] Enable kernel argument preloading (PR #134655)
Tim Gymnich via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 25 05:39:11 PDT 2025
================
@@ -497,6 +499,66 @@ static void allocateHSAUserSGPRs(CCState &CCInfo,
// these from the dispatch pointer.
}
+void AMDGPUCallLowering::lowerPreloadedParameter(
+ MachineIRBuilder &B, ArrayRef<Register> VRegs, Type *ArgTy,
+ uint64_t ArgOffset, Align Alignment,
+ ArrayRef<MCRegister> PreloadRegs) const {
+ MachineFunction &MF = B.getMF();
+ const GCNSubtarget *Subtarget = &MF.getSubtarget<GCNSubtarget>();
+ MachineRegisterInfo &MRI = MF.getRegInfo();
+ const SIRegisterInfo *TRI = Subtarget->getRegisterInfo();
+ const DataLayout &DL = B.getDataLayout();
+
+ LLT ResTy = getLLTForType(*ArgTy, DL);
+ LLT ScalarTy = LLT::scalar(DL.getTypeSizeInBits(ArgTy));
+ unsigned TotalSize = 0;
+ SmallVector<Register> SrcRegs(PreloadRegs.size());
+
+ for (auto [Idx, PhysReg] : enumerate(PreloadRegs)) {
+ Register VReg = MRI.getLiveInVirtReg(PhysReg);
+ TypeSize RegSize = TRI->getRegSizeInBits(VReg, MRI);
+
+ if (!MRI.getVRegDef(VReg)) {
----------------
tgymnich wrote:
It does succeed in the case where we pack multiple args in one register and a COPY from the physical register has already been generated in a previous iteration.
https://github.com/llvm/llvm-project/pull/134655
More information about the llvm-commits
mailing list