[llvm] [RISCV] Add codegen support for ri.vinsert.v.x and ri.vextract.x.v (PR #136708)
Luke Lau via llvm-commits
llvm-commits at lists.llvm.org
Thu Apr 24 18:44:46 PDT 2025
================
@@ -538,6 +542,12 @@ DemandedFields getDemanded(const MachineInstr &MI, const RISCVSubtarget *ST) {
Res.MaskPolicy = false;
}
+ if (isVExtractInstr(MI)) {
+ assert(!RISCVII::hasVLOp(TSFlags));
+ // TODO: LMUL can be any larger value (without cost)
----------------
lukel97 wrote:
This would be an interesting optimisation. I could imagine us having more demanded LMUL types e.g. `Res.LMUL = Res.LMULGreaterThanOrEqualToMX`
https://github.com/llvm/llvm-project/pull/136708
More information about the llvm-commits
mailing list