[lldb] [llvm] Add RISC-V CPU type and CPU subtype to llvm & lldb (PR #136785)
Jason Molenda via llvm-commits
llvm-commits at lists.llvm.org
Tue Apr 22 20:18:24 PDT 2025
================
@@ -353,6 +353,8 @@ static const ArchDefinitionEntry g_macho_arch_entries[] = {
{ArchSpec::eCore_x86_64_x86_64, llvm::MachO::CPU_TYPE_X86_64, llvm::MachO::CPU_SUBTYPE_X86_ARCH1, UINT32_MAX, SUBTYPE_MASK},
{ArchSpec::eCore_x86_64_x86_64h, llvm::MachO::CPU_TYPE_X86_64, llvm::MachO::CPU_SUBTYPE_X86_64_H, UINT32_MAX, SUBTYPE_MASK},
{ArchSpec::eCore_x86_64_x86_64, llvm::MachO::CPU_TYPE_X86_64, CPU_ANY, UINT32_MAX, UINT32_MAX},
+ {ArchSpec::eCore_riscv32, llvm::MachO::CPU_TYPE_RISCV, llvm::MachO::CPU_SUBTYPE_RISCV_ALL, UINT32_MAX, SUBTYPE_MASK},
----------------
jasonmolenda wrote:
There isn't a CPU_TYPE for riscv64.
https://github.com/llvm/llvm-project/pull/136785
More information about the llvm-commits
mailing list