[llvm] [AArch64] Generalize integer FPR lane stores for all types (PR #134117)

[Paul Walker via llvm-commits]

================
@@ -232,7 +231,7 @@ define void @v2i16(ptr %p1, ptr %p2) {
 ; CHECK-SD-NEXT:    ld1 { v0.h }[2], [x8]
 ; CHECK-SD-NEXT:    ld1 { v1.h }[2], [x9]
 ; CHECK-SD-NEXT:    add v0.2s, v0.2s, v1.2s
-; CHECK-SD-NEXT:    mov s1, v0.s[1]
----------------
paulwalker-arm wrote:

I wondered if it was a case of adding pattern (or complexity to existing partners) to favour the original instructions.  I would not be surprised if the current patterns only handle floating point MVTs and so we're missing a special case for extract_ect_x/insert_elt_0 for integer VTs.

https://github.com/llvm/llvm-project/pull/134117