[llvm] [MIPS] Add Scheduling model for MIPS i6400 and i6500 CPUs (PR #132704)

[Mallikarjuna Gouda via llvm-commits]

================
@@ -0,0 +1,133 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=mips64el -mcpu=i6400 --mattr=msa -timeline -iterations=1 < %s | FileCheck %s
----------------
mgoudar wrote:

thank you for pointing me the process. I have now removed --timeline option and rerun with update_mca_test_checks.py

https://github.com/llvm/llvm-project/pull/132704