[llvm] [BOLT][AArch64] Fix symbolization of unoptimized TLS access (PR #134332)

[Paschalis Mpeis via llvm-commits]

================
@@ -119,26 +119,39 @@ AArch64MCSymbolizer::adjustRelocation(const Relocation &Rel,
     // The ADRP+LDR sequence was converted into ADRP+ADD. We are looking at the
     // second instruction and have to use the relocation type for ADD.
     AdjustedRel.Type = ELF::R_AARCH64_ADD_ABS_LO12_NC;
-  } else {
-    // For instructions that reference GOT, ignore the referenced symbol and
-    // use value at the relocation site. FixRelaxationPass will look at
-    // instruction pairs and will perform necessary adjustments.
+    return AdjustedRel;
+  }
+
+  // ADRP is a special case since the linker can leave the instruction opcode
+  // intact and modify only the operand. We are doing our best to detect when
+  // such conversion has happened without looking at the next instruction.
+  //
+  // If we detect that a page referenced by the ADRP cannot belong to GOT, and
+  // that it matches the symbol from the relocation, then we use can be
+  // certain that the linker converted the GOT reference into the local one.
----------------
paschalis-mpeis wrote:

nit:

>  then we ~~**use**~~ can be certain that 

⬇️ 

>  then we can be certain that 

https://github.com/llvm/llvm-project/pull/134332