[llvm] [Bolt][Instrumentation] Initial instrumentation support for RISCV64 (PR #133882)

Manish Kumar via llvm-commits llvm-commits at lists.llvm.org
Thu Apr 3 00:17:16 PDT 2025

Previous message: [llvm] [RISCV] Don't allow mixing ABI and non-ABI register names when parsing register list. (PR #134210)
Next message: [llvm] 91f3965 - [LoopInterchange] Fix the vectorizable check for a loop (#133667)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

itsmanisk wrote:

@WangJee , i had few doubts regarding bolt for RISCV , can you please help me out?

TIA

https://github.com/llvm/llvm-project/pull/133882

Previous message: [llvm] [RISCV] Don't allow mixing ABI and non-ABI register names when parsing register list. (PR #134210)
Next message: [llvm] 91f3965 - [LoopInterchange] Fix the vectorizable check for a loop (#133667)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list