[llvm] [AMDGPU] SIPeepholeSDWA: Add REG_SEQUENCE support (PR #133087)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Fri Mar 28 08:36:01 PDT 2025
================
@@ -391,21 +490,23 @@ MachineInstr *SDWASrcOperand::potentialToConvert(const SIInstrInfo *TII,
if (!Reg->isReg() || !Reg->isDef())
return nullptr;
- for (MachineInstr &UseMI : getMRI()->use_nodbg_instructions(Reg->getReg()))
- // Check that all instructions that use Reg can be converted
- if (!isConvertibleToSDWA(UseMI, ST, TII) ||
- !canCombineSelections(UseMI, TII))
+ // Check that all instructions that use Reg can be converted
+ for (MachineInstr &UseMI :
+ getMRI()->use_nodbg_instructions(Reg->getReg())) {
+ MachineInstr *SrcMI = findUseSrc(UseMI, *Reg, getMRI());
----------------
arsenm wrote:
This is looking at the uses of Reg->getReg() inside a loop over the uses of Reg->getReg()?
https://github.com/llvm/llvm-project/pull/133087
More information about the llvm-commits
mailing list