[llvm] [RISCV] Disable i1 fixed vectors with more than 1024 elements. (PR #133267)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 27 09:02:55 PDT 2025


wangpc-pp wrote:

Can v2048i8 be added to make MVT symmetric?

https://github.com/llvm/llvm-project/pull/133267


More information about the llvm-commits mailing list