[llvm] [mlir] [MLIR][AMDGPU] Adding Vector transfer_read to load rewrite pattern (PR #131803)

Zhuoran Yin via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 21 05:39:54 PDT 2025

Previous message: [llvm] [DAG] SDPatternMatch - add matchers for reassociatable binops (PR #119985)
Next message: [llvm] [mlir] [MLIR][AMDGPU] Adding Vector transfer_read to load rewrite pattern (PR #131803)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jerryyin edited https://github.com/llvm/llvm-project/pull/131803

Previous message: [llvm] [DAG] SDPatternMatch - add matchers for reassociatable binops (PR #119985)
Next message: [llvm] [mlir] [MLIR][AMDGPU] Adding Vector transfer_read to load rewrite pattern (PR #131803)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list