[clang] [llvm] [RISCV] Add Qualcomm uC Xqcisim (Simulation Hint) extension (PR #128833)

Sam Elliott via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 18 09:04:19 PDT 2025

Previous message: [clang] [llvm] [Clang][OpenMP] Support for dispatch construct (Sema & Codegen) support (PR #131838)
Next message: [clang] [llvm] [RISCV] Add Qualcomm uC Xqcisim (Simulation Hint) extension (PR #128833)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lenary approved this pull request.


https://github.com/llvm/llvm-project/pull/128833

Previous message: [clang] [llvm] [Clang][OpenMP] Support for dispatch construct (Sema & Codegen) support (PR #131838)
Next message: [clang] [llvm] [RISCV] Add Qualcomm uC Xqcisim (Simulation Hint) extension (PR #128833)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list