[llvm] [RISCV] Set AllocationPriority in line with LMUL (PR #131176)

[Craig Topper via llvm-commits]

================
@@ -752,18 +752,24 @@ def VR : VReg<!listconcat(VM1VTs, VMaskVTs),
 
 def VRNoV0 : VReg<!listconcat(VM1VTs, VMaskVTs), (sub VR, V0), 1>;
 
+let AllocationPriority = 2 in
----------------
topperc wrote:

Can we do this in side of `VReg` using the lmul?

https://github.com/llvm/llvm-project/pull/131176