[llvm] [AMDGPU][True16][CodeGen] update waitcnt for true16 (PR #128927)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 56cc9299b78042575422229edb4a7ba15999cbb5 6c761e7841059c8ef3c4245d5c32677b028569d6 --extensions h,cpp -- llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp llvm/lib/Target/AMDGPU/SIRegisterInfo.h
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp b/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
index 76f9f2fb70..dc3dfa27dd 100644
--- a/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
+++ b/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
@@ -165,7 +165,8 @@ enum VmemType {
   NUM_VMEM_TYPES
 };
 
-static unsigned getRegPoint(const GCNSubtarget& ST, MCRegister Reg, const SIRegisterInfo &TRI) {
+static unsigned getRegPoint(const GCNSubtarget &ST, MCRegister Reg,
+                            const SIRegisterInfo &TRI) {
   // Order register interval points so that intervals of 32-bit VGPRs
   // include intervals of their 16-bit halves.
   MCRegister MCReg = AMDGPU::getMCReg(Reg, ST);

``````````

</details>


https://github.com/llvm/llvm-project/pull/128927