[clang] [llvm] [RISCV][MC] Add assembler support for XRivosVisni (PR #128773)

Min-Yih Hsu via llvm-commits llvm-commits at lists.llvm.org
Tue Feb 25 14:26:46 PST 2025


================
@@ -1376,6 +1376,13 @@ def HasVendorXqcilo
 
 // Rivos Extension(s)
 
+def FeatureVendorXRivosVisni
+    :  RISCVExperimentalExtension<0, 1, "Rivos Vector Small Integer New">;
+def HasVendorXRivosVisni
+    : Predicate<"Subtarget->hasVendorXRivosVisni()">,
+      AssemblerPredicate<(all_of FeatureVendorXRivosVisni),
+                         "'XRivosVizisni' (Rivos Vector Small Integer New)">;
----------------
mshockwave wrote:

nit: the spec uses "Vector Integer Small New", should it be consistent here as well?

https://github.com/llvm/llvm-project/pull/128773


More information about the llvm-commits mailing list