[llvm] [Support] report_fatal_error: Do not generate crash backtrace by default (PR #128495)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 24 03:14:51 PST 2025
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-aarch64
Author: Akshat Oke (optimisan)
<details>
<summary>Changes</summary>
`report_fatal_error` is being used to report invalid inputs but the default reporting is a crash.
I reckon having default `GenCrashDiag = true` makes more sense for `report_bad_alloc_error` instead.
---
Patch is 311.05 KiB, truncated to 20.00 KiB below, full version: https://github.com/llvm/llvm-project/pull/128495.diff
387 Files Affected:
- (modified) llvm/include/llvm/Support/ErrorHandling.h (+49-49)
- (modified) llvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir (+1-1)
- (modified) llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir (+1-1)
- (modified) llvm/test/CodeGen/AArch64/GlobalISel/ptrauth-constant-in-code.ll (+9-9)
- (modified) llvm/test/CodeGen/AArch64/arm64-darwin-cc.ll (+2-2)
- (modified) llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll (+2-2)
- (modified) llvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll (+2-2)
- (modified) llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/hardened-br-jump-table.ll (+2-2)
- (modified) llvm/test/CodeGen/AArch64/ptrauth-arm64-tls-dynamics.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/ptrauth-constant-in-code.ll (+9-9)
- (modified) llvm/test/CodeGen/AArch64/ptrauth-init-fini.ll (+2-2)
- (modified) llvm/test/CodeGen/AArch64/ptrauth-reloc.ll (+8-8)
- (modified) llvm/test/CodeGen/AArch64/shadow-call-stack.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/stack-guard-sysreg.ll (+3-3)
- (modified) llvm/test/CodeGen/AArch64/sve-fp-reduce-fadda.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/sve-unaligned-load-store-strict-align.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/sve-varargs-callee-broken.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/sve-varargs-caller-broken.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/tailcc-notail.ll (+1-1)
- (modified) llvm/test/CodeGen/AArch64/tiny_supported.ll (+3-3)
- (modified) llvm/test/CodeGen/AArch64/verify-memop.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/global-value.illegal.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-stacksave-stackrestore.invalid.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-jump-table.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.intersect_ray.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.atomic.fadd-with-ret.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.ptr.buffer.atomic.fadd-with-ret.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.buffer.atomic.fadd-with-ret.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.struct.ptr.buffer.atomic.fadd-with-ret.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-illegal-copy.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/unsupported-load.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/GlobalISel/unsupported-ptr-add.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/addrspacecast-initializer-unsupported.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/assert-wrong-alloca-addrspace.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/at-least-one-def-value-assert.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/call-args-inreg-no-sgpr-for-csrspill-xfail.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/call-to-kernel-undefined.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/call-to-kernel.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll (+3-3)
- (modified) llvm/test/CodeGen/AMDGPU/convergence-laneops.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/flat-error-unsupported-gpu-hsa.ll (+3-3)
- (modified) llvm/test/CodeGen/AMDGPU/fp-min-max-image-atomics.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/gds-unsupported.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/itofp.i128.bf.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/lds-reject-anonymous-kernels.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/lds-reject-mixed-absolute-addresses.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.f32.fp8.err.ll (+24-24)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.ordered.add.gfx11.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.lds.gfx950.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.gather4.o.dim.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.intersect_ray.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.inverse.ballot.i32.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.inverse.ballot.i64.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane16.swap.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane32.swap.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ptr.buffer.atomic.fadd_rtn_errors.ll (+20-20)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.bf16.xfail.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.lds.gfx950.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.bf16.xfail.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.nxv2i32.fail.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.memrealtime.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.lds.gfx950.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wave.id.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/llvm.fptrunc.round.err.ll (+8-8)
- (modified) llvm/test/CodeGen/AMDGPU/lower-control-flow-live-variables-update.xfail.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/lower-module-lds-single-var-ambiguous.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/machine-cse-ssa.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/read-register-invalid-type-i64.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/regalloc-failure-overlapping-insert-assert.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/remaining-virtual-register-operands.ll (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/sgpr-regalloc-flags.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/sgpr-spill-to-vmem-scc-clobber-unhandled.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/stacksave_stackrestore.invalid.ll (+4-4)
- (modified) llvm/test/CodeGen/AMDGPU/store-to-constant-error.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/unsupported-code-object-version.ll (+3-3)
- (modified) llvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/unsupported-image-g16.ll (+4-4)
- (modified) llvm/test/CodeGen/AMDGPU/unsupported-image-sample.ll (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verifier-sdwa-cvt.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-constant-bus-violations.mir (+6-6)
- (modified) llvm/test/CodeGen/AMDGPU/verify-ds-gws-align.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-gfx12-gds.mir (+1-1)
- (modified) llvm/test/CodeGen/AMDGPU/verify-gfx90a-aligned-vgprs.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-image-vaddr-align.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-image.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-scalar-store.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-sop.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-vimage-vsample.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-vopd-gfx12.mir (+2-2)
- (modified) llvm/test/CodeGen/AMDGPU/verify-vopd.mir (+2-2)
- (modified) llvm/test/CodeGen/ARM/ldc2l.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/machine-verifier.mir (+1-1)
- (modified) llvm/test/CodeGen/ARM/named-reg-alloc.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/named-reg-notareg.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/special-reg-acore.ll (+1-1)
- (modified) llvm/test/CodeGen/ARM/special-reg-mcore.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/special-reg-v8m-base.ll (+1-1)
- (modified) llvm/test/CodeGen/ARM/special-reg-v8m-main.ll (+1-1)
- (modified) llvm/test/CodeGen/ARM/ssat-lower.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/ssat-upper.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/ssat-v4t.ll (+1-1)
- (modified) llvm/test/CodeGen/ARM/stc2.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/tailcc-notail.ll (+1-1)
- (modified) llvm/test/CodeGen/ARM/usat-lower.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/usat-upper.ll (+2-2)
- (modified) llvm/test/CodeGen/ARM/usat-v4t.ll (+1-1)
- (modified) llvm/test/CodeGen/AVR/intrinsics/named-reg-alloc.ll (+1-1)
- (modified) llvm/test/CodeGen/Generic/llc-start-stop-instance-errors.ll (+1-1)
- (modified) llvm/test/CodeGen/Generic/llc-start-stop.ll (+6-6)
- (modified) llvm/test/CodeGen/Generic/opt-codegen-no-target-machine.ll (+1-1)
- (modified) llvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir (+2-2)
- (modified) llvm/test/CodeGen/MIR/AMDGPU/noconvergent-invalid.mir (+1-1)
- (modified) llvm/test/CodeGen/MIR/Generic/dbg-value-missing-loc.mir (+2-2)
- (modified) llvm/test/CodeGen/MIR/X86/machine-verifier-address.mir (+1-1)
- (modified) llvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/Fast-ISel/fast-isel-softfloat-lower-args.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/cpus-no-mips64.ll (+7-7)
- (modified) llvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-micromips.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-mips32.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dext-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dext-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dextm-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dextm-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dextu-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dextu-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dins-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dins-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dins-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dinsm-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dinsm-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dinsu-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/dinsu-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/ext-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/ext-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/ext-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/ins-pos-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/ins-pos.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/instverify/ins-size.mir (+1-1)
- (modified) llvm/test/CodeGen/Mips/interrupt-attr-64-error.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/interrupt-attr-args-error.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/interrupt-attr-error.ll (+1-1)
- (modified) llvm/test/CodeGen/Mips/msa/immediates-bad.ll (+1-1)
- (modified) llvm/test/CodeGen/NVPTX/alias-errors.ll (+3-3)
- (modified) llvm/test/CodeGen/NVPTX/empty-type.ll (+1-1)
- (modified) llvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll (+1-1)
- (modified) llvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll (+1-1)
- (modified) llvm/test/CodeGen/NVPTX/managed.ll (+1-1)
- (modified) llvm/test/CodeGen/NVPTX/packed-aggr.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/GlobalISel/fconstant-unsupported.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-alias-unsupported.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-nest-param.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-static-init-key-object.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-trampoline.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-xcoff-endian-error.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/aix-xcoff-error-explicit-data-section.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/basic-toc-data-private-linkage.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/cfence-i128.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/lower-globaladdr32-aix.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/lower-globaladdr64-aix.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/ppc64-sibcall-shrinkwrap.ll (+1-1)
- (modified) llvm/test/CodeGen/PowerPC/toc-data-large-array.ll (+2-2)
- (modified) llvm/test/CodeGen/PowerPC/toc-data-large-array2.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-args-bf16-err.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-args-f16-err.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-ret-bf16-err.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/vec-ret-f16-err.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/get-register-invalid.ll (+1-1)
- (modified) llvm/test/CodeGen/RISCV/get-register-reserve.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/ghccc-nest.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/interrupt-attr-args-error.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/interrupt-attr-ret-error.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/module-target-abi.ll (+1-1)
- (modified) llvm/test/CodeGen/RISCV/module-target-abi2.ll (+1-1)
- (modified) llvm/test/CodeGen/RISCV/musttail-call.ll (+4-4)
- (modified) llvm/test/CodeGen/RISCV/rv32-fuchsia.ll (+1-1)
- (modified) llvm/test/CodeGen/RISCV/rvv/vfadd.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vmulh.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vmulhsu.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vmulhu.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vsha2ch.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vsha2cl.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vsha2ms.ll (+2-2)
- (modified) llvm/test/CodeGen/RISCV/rvv/vsmul.ll (+1-1)
- (modified) llvm/test/CodeGen/RISCV/verify-instr.mir (+2-2)
- (modified) llvm/test/CodeGen/SPARC/reserved-regs-unavailable.ll (+1-1)
- (modified) llvm/test/CodeGen/SPARC/sret-secondary.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/ghc-cc-02.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/ghc-cc-03.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/ghc-cc-04.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/ghc-cc-05.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/ghc-cc-06.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/ghc-cc-07.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/mnop-mcount-02.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll (+1-1)
- (modified) llvm/test/CodeGen/SystemZ/mverify-optypes.mir (+1-1)
- (modified) llvm/test/CodeGen/WebAssembly/clear-cache.ll (+1-1)
- (modified) llvm/test/CodeGen/WebAssembly/eh-option-errors.ll (+6-6)
- (modified) llvm/test/CodeGen/WebAssembly/lower-em-ehsjlj-multi-return.ll (+2-2)
- (modified) llvm/test/CodeGen/WebAssembly/lower-em-sjlj-indirect-setjmp.ll (+2-2)
- (modified) llvm/test/CodeGen/WebAssembly/offset-atomics.ll (+1-1)
- (modified) llvm/test/CodeGen/WebAssembly/wasm-eh-em-sjlj-error.ll (+1-1)
- (modified) llvm/test/CodeGen/WebAssembly/wasm-eh-invalid-personality.ll (+1-1)
- (modified) llvm/test/CodeGen/WebAssembly/wasm-eh-sjlj-setjmp-within-catch.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/AppendingLinkage.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir (+1-1)
- (modified) llvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-csr.mir (+1-1)
- (modified) llvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-offset.mir (+1-1)
- (modified) llvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-register.mir (+1-1)
- (modified) llvm/test/CodeGen/X86/clwb.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/coff-comdat2.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/coff-comdat3.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll (+9-9)
- (modified) llvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll (+16-16)
- (modified) llvm/test/CodeGen/X86/cpus-no-x86_64.ll (+4-4)
- (modified) llvm/test/CodeGen/X86/equiv_with_fndef.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/expand-integer-x86_64-intrinsic-error.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/fast-isel-args-fail2.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/inalloca-regparm.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/inline-asm-assertion.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/invalid-liveness.mir (+2-2)
- (modified) llvm/test/CodeGen/X86/macho-comdat.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/named-reg-alloc.ll (+2-2)
- (modified) llvm/test/CodeGen/X86/named-reg-notareg.ll (+2-2)
- (modified) llvm/test/CodeGen/X86/ptrtoint-constexpr-invalid.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/segmented-stacks.ll (+2-2)
- (modified) llvm/test/CodeGen/X86/tailcc-notail.ll (+1-1)
- (modified) llvm/test/CodeGen/X86/thread_pointer-error.ll (+6-6)
- (modified) llvm/test/CodeGen/XCore/alignment.ll (+1-1)
- (modified) llvm/test/CodeGen/XCore/codemodel.ll (+3-3)
- (modified) llvm/test/DebugInfo/COFF/types-recursive-unnamed.ll (+1-1)
- (modified) llvm/test/DebugInfo/MIR/AArch64/no-dbg-value-after-terminator.mir (+1-1)
- (modified) llvm/test/DebugInfo/MIR/InstrRef/no-duplicates.mir (+1-1)
- (modified) llvm/test/DebugInfo/MIR/InstrRef/no-metainstrs.mir (+1-1)
- (modified) llvm/test/LTO/X86/attrs.ll (+1-1)
- (modified) llvm/test/MC/ARM/AlignedBundling/illegal-subtarget-change.s (+1-1)
- (modified) llvm/test/MC/COFF/section-comdat-conflict2.s (+1-1)
- (modified) llvm/test/MC/Disassembler/AMDGPU/si-support.txt (+1-1)
- (modified) llvm/test/MC/ELF/common-error3.s (+1-1)
- (modified) llvm/test/MC/MachO/variable-errors.s (+1-1)
- (modified) llvm/test/MC/Mips/nooddspreg-cmdarg.s (+2-2)
- (modified) llvm/test/MC/PowerPC/ppc64-errors-emit-obj.s (+2-2)
- (modified) llvm/test/MC/PowerPC/pr24686.s (+1-1)
- (modified) llvm/test/MC/RISCV/target-abi-invalid.s (+3-3)
- (modified) llvm/test/MC/WebAssembly/blockaddress.ll (+1-1)
- (modified) llvm/test/MC/WebAssembly/data-symbol-in-text-section.ll (+1-1)
- (modified) llvm/test/MC/X86/AlignedBundling/bundle-group-too-large-error.s (+2-2)
- (modified) llvm/test/MC/X86/AlignedBundling/bundle-lock-option-error.s (+1-1)
- (modified) llvm/test/MC/X86/AlignedBundling/bundle-subtarget-change-error.s (+2-2)
- (modified) llvm/test/MC/X86/AlignedBundling/lock-without-bundle-mode-error.s (+1-1)
- (modified) llvm/test/MC/X86/AlignedBundling/switch-section-locked-error.s (+1-1)
- (modified) llvm/test/MC/X86/AlignedBundling/unlock-without-lock-error.s (+1-1)
- (modified) llvm/test/MC/X86/check-end-of-data-region.s (+1-1)
- (modified) llvm/test/MachineVerifier/AMDGPU/fix-illegal-vector-copies.mir (+1-1)
- (modified) llvm/test/MachineVerifier/AMDGPU/test_g_bitcast.mir (+1-1)
- (modified) llvm/test/MachineVerifier/AMDGPU/test_g_incompatible_range.mir (+1-1)
- (modified) llvm/test/MachineVerifier/AMDGPU/test_g_intrinsic.mir (+1-1)
``````````diff
diff --git a/llvm/include/llvm/Support/ErrorHandling.h b/llvm/include/llvm/Support/ErrorHandling.h
index 9c8e3448f3a03..8dd2ba10648d3 100644
--- a/llvm/include/llvm/Support/ErrorHandling.h
+++ b/llvm/include/llvm/Support/ErrorHandling.h
@@ -68,58 +68,58 @@ namespace llvm {
/// After the error handler is called this function will call abort(), it
/// does not return.
/// NOTE: The std::string variant was removed to avoid a <string> dependency.
-[[noreturn]] void report_fatal_error(const char *reason,
- bool gen_crash_diag = true);
-[[noreturn]] void report_fatal_error(StringRef reason,
- bool gen_crash_diag = true);
-[[noreturn]] void report_fatal_error(const Twine &reason,
- bool gen_crash_diag = true);
-
-/// Installs a new bad alloc error handler that should be used whenever a
-/// bad alloc error, e.g. failing malloc/calloc, is encountered by LLVM.
-///
-/// The user can install a bad alloc handler, in order to define the behavior
-/// in case of failing allocations, e.g. throwing an exception. Note that this
-/// handler must not trigger any additional allocations itself.
-///
-/// If no error handler is installed the default is to print the error message
-/// to stderr, and call exit(1). If an error handler is installed then it is
-/// the handler's responsibility to log the message, it will no longer be
-/// printed to stderr. If the error handler returns, then exit(1) will be
-/// called.
-///
-///
-/// \param user_data - An argument which will be passed to the installed error
-/// handler.
-void install_bad_alloc_error_handler(fatal_error_handler_t handler,
- void *user_data = nullptr);
+ [[noreturn]] void report_fatal_error(const char *reason,
+ bool gen_crash_diag = false);
+ [[noreturn]] void report_fatal_error(StringRef reason,
+ bool gen_crash_diag = false);
+ [[noreturn]] void report_fatal_error(const Twine &reason,
+ bool gen_crash_diag = false);
+
+ /// Installs a new bad alloc error handler that should be used whenever a
+ /// bad alloc error, e.g. failing malloc/calloc, is encountered by LLVM.
+ ///
+ /// The user can install a bad alloc handler, in order to define the behavior
+ /// in case of failing allocations, e.g. throwing an exception. Note that this
+ /// handler must not trigger any additional allocations itself.
+ ///
+ /// If no error handler is installed the default is to print the error message
+ /// to stderr, and call exit(1). If an error handler is installed then it is
+ /// the handler's responsibility to log the message, it will no longer be
+ /// printed to stderr. If the error handler returns, then exit(1) will be
+ /// called.
+ ///
+ ///
+ /// \param user_data - An argument which will be passed to the installed error
+ /// handler.
+ void install_bad_alloc_error_handler(fatal_error_handler_t handler,
+ void *user_data = nullptr);
-/// Restores default bad alloc error handling behavior.
-void remove_bad_alloc_error_handler();
+ /// Restores default bad alloc error handling behavior.
+ void remove_bad_alloc_error_handler();
-void install_out_of_memory_new_handler();
+ void install_out_of_memory_new_handler();
-/// Reports a bad alloc error, calling any user defined bad alloc
-/// error handler. In contrast to the generic 'report_fatal_error'
-/// functions, this function might not terminate, e.g. the user
-/// defined error handler throws an exception, but it won't return.
-///
-/// Note: When throwing an exception in the bad alloc handler, make sure that
-/// the following unwind succeeds, e.g. do not trigger additional allocations
-/// in the unwind chain.
-///
-/// If no error handler is installed (default), throws a bad_alloc exception
-/// if LLVM is compiled with exception support. Otherwise prints the error
-/// to standard error and calls abort().
-[[noreturn]] void report_bad_alloc_error(const char *Reason,
- bool GenCrashDiag = true);
-
-/// This function calls abort(), and prints the optional message to stderr.
-/// Use the llvm_unreachable macro (that adds location info), instead of
-/// calling this function directly.
-[[noreturn]] void
-llvm_unreachable_internal(const char *msg = nullptr, const char *file = nullptr,
- unsigned line = 0);
+ /// Reports a bad alloc error, calling any user defined bad alloc
+ /// error handler. In contrast to the generic 'report_fatal_error'
+ /// functions, this function might not terminate, e.g. the user
+ /// defined error handler throws an exception, but it won't return.
+ ///
+ /// Note: When throwing an exception in the bad alloc handler, make sure that
+ /// the following unwind succeeds, e.g. do not trigger additional allocations
+ /// in the unwind chain.
+ ///
+ /// If no error handler is installed (default), throws a bad_alloc exception
+ /// if LLVM is compiled with exception support. Otherwise prints the error
+ /// to standard error and calls abort().
+ [[noreturn]] void report_bad_alloc_error(const char *Reason,
+ bool GenCrashDiag = true);
+
+ /// This function calls abort(), and prints the optional message to stderr.
+ /// Use the llvm_unreachable macro (that adds location info), instead of
+ /// calling this function directly.
+ [[noreturn]] void llvm_unreachable_internal(const char *msg = nullptr,
+ const char *file = nullptr,
+ unsigned line = 0);
}
/// Marks that the current location is not supposed to be reachable.
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
index 29c320da6c0a7..c12853f919271 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
@@ -1,7 +1,7 @@
; RUN: llc -O0 -global-isel -global-isel-abort=2 -pass-remarks-missed='gisel*' -verify-machineinstrs %s -o %t.out 2> %t.err
; RUN: FileCheck %s --check-prefix=FALLBACK-WITH-REPORT-OUT < %t.out
; RUN: FileCheck %s --check-prefix=FALLBACK-WITH-REPORT-ERR < %t.err
-; RUN: not --crash llc -global-isel -mtriple aarch64_be %s -o - 2>&1 | FileCheck %s --check-prefix=BIG-ENDIAN
+; RUN: not llc -global-isel -mtriple aarch64_be %s -o - 2>&1 | FileCheck %s --check-prefix=BIG-ENDIAN
; This file checks that the fallback path to selection dag works.
; The test is fragile in the sense that it must be updated to expose
; something that fails with global-isel.
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll b/llvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
index 0894fbeb34a95..72af098a89469 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
@@ -1,4 +1,4 @@
-; RUN: not --crash llc %s -mtriple aarch64-apple-darwin -debug-only=aarch64-call-lowering -global-isel -global-isel-abort=2 -o - 2>&1 | FileCheck %s
+; RUN: not llc %s -mtriple aarch64-apple-darwin -debug-only=aarch64-call-lowering -global-isel -global-isel-abort=2 -o - 2>&1 | FileCheck %s
; REQUIRES: asserts
; Verify that we fall back to SelectionDAG, and error out when we can't tail call musttail functions
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
index 9c318b7574b87..4879b8343ed59 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
@@ -1,4 +1,4 @@
-# RUN: not --crash llc -mtriple=aarch64-- -run-pass=legalizer %s -o - 2>&1 | FileCheck %s
+# RUN: not llc -mtriple=aarch64-- -run-pass=legalizer %s -o - 2>&1 | FileCheck %s
# This is to demonstrate what kind of bugs we're missing w/o some kind
# of validation for LegalizerInfo: G_INTTOPTR could only be legal /
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
index bbdc54a512197..8e8e8b29c778f 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
@@ -1,4 +1,4 @@
-# RUN: not --crash llc -mtriple=aarch64-- -run-pass=legalizer %s -o - 2>&1 | FileCheck %s
+# RUN: not llc -mtriple=aarch64-- -run-pass=legalizer %s -o - 2>&1 | FileCheck %s
# This is to demonstrate what kind of bugs we're missing w/o some kind
# of validation for LegalizerInfo: G_INTTOPTR could only be legal /
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/ptrauth-constant-in-code.ll b/llvm/test/CodeGen/AArch64/GlobalISel/ptrauth-constant-in-code.ll
index 12a3448111fcb..2491af1ea23fd 100644
--- a/llvm/test/CodeGen/AArch64/GlobalISel/ptrauth-constant-in-code.ll
+++ b/llvm/test/CodeGen/AArch64/GlobalISel/ptrauth-constant-in-code.ll
@@ -2,10 +2,10 @@
;--- err1.ll
-; RUN: not --crash llc < err1.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err1.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR1 %s
-; RUN: not --crash llc < err1.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err1.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR1 %s
@@ -18,10 +18,10 @@ define ptr @foo() {
;--- err2.ll
-; RUN: not --crash llc < err2.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err2.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR2 %s
-; RUN: not --crash llc < err2.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err2.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR2 %s
@@ -34,10 +34,10 @@ define ptr @foo() {
;--- err3.ll
-; RUN: not --crash llc < err3.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err3.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR3 %s
-; RUN: not --crash llc < err3.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err3.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR3 %s
@@ -50,10 +50,10 @@ define ptr @foo() {
;--- err4.ll
-; RUN: not --crash llc < err4.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err4.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR4 %s
-; RUN: not --crash llc < err4.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err4.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR4 %s
@@ -67,7 +67,7 @@ define ptr @foo() {
;--- err5.ll
-; RUN: not --crash llc < err5.ll -mtriple aarch64-windows -mattr=+pauth \
+; RUN: not llc < err5.ll -mtriple aarch64-windows -mattr=+pauth \
; RUN: -global-isel=1 -verify-machineinstrs -global-isel-abort=1 2>&1 | \
; RUN: FileCheck --check-prefix=ERR5 %s
diff --git a/llvm/test/CodeGen/AArch64/arm64-darwin-cc.ll b/llvm/test/CodeGen/AArch64/arm64-darwin-cc.ll
index 9e18f778d1c46..0f526dad5bd83 100644
--- a/llvm/test/CodeGen/AArch64/arm64-darwin-cc.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-darwin-cc.ll
@@ -1,5 +1,5 @@
-; RUN: sed -e "s,CC,cfguard_checkcc,g" %s | not --crash llc -mtriple=arm64-apple-darwin -o - 2>&1 | FileCheck %s --check-prefix=CFGUARD
-; RUN: sed -e "s,CC,aarch64_sve_vector_pcs,g" %s | not --crash llc -mtriple=arm64-apple-darwin -o - 2>&1 | FileCheck %s --check-prefix=SVE_VECTOR_PCS
+; RUN: sed -e "s,CC,cfguard_checkcc,g" %s | not llc -mtriple=arm64-apple-darwin -o - 2>&1 | FileCheck %s --check-prefix=CFGUARD
+; RUN: sed -e "s,CC,aarch64_sve_vector_pcs,g" %s | not llc -mtriple=arm64-apple-darwin -o - 2>&1 | FileCheck %s --check-prefix=SVE_VECTOR_PCS
define CC void @f0() {
unreachable
diff --git a/llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll b/llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
index bd14ec61b55cc..5d48c17e12862 100644
--- a/llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
@@ -1,5 +1,5 @@
-; RUN: not --crash llc < %s -mtriple=arm64-apple-darwin 2>&1 | FileCheck %s
-; RUN: not --crash llc < %s -mtriple=arm64-linux-gnueabi 2>&1 | FileCheck %s
+; RUN: not llc < %s -mtriple=arm64-apple-darwin 2>&1 | FileCheck %s
+; RUN: not llc < %s -mtriple=arm64-linux-gnueabi 2>&1 | FileCheck %s
define i32 @get_stack() nounwind {
entry:
diff --git a/llvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll b/llvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
index fe5f000a393e7..8a5fd6f1ac8bd 100644
--- a/llvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
@@ -1,5 +1,5 @@
-; RUN: not --crash llc < %s -mtriple=arm64-apple-darwin 2>&1 | FileCheck %s
-; RUN: not --crash llc < %s -mtriple=arm64-linux-gnueabi 2>&1 | FileCheck %s
+; RUN: not llc < %s -mtriple=arm64-apple-darwin 2>&1 | FileCheck %s
+; RUN: not llc < %s -mtriple=arm64-linux-gnueabi 2>&1 | FileCheck %s
define i32 @get_stack() nounwind {
entry:
diff --git a/llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll b/llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
index c12730bd3b0d7..8ddcd0b93ea87 100644
--- a/llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
@@ -9,7 +9,7 @@
; FIXME: We currently produce "small" code for the tiny model
; RUN: llc -mtriple=arm64-none-linux-gnu -relocation-model=pic -aarch64-elf-ldtls-generation=1 -code-model=tiny -verify-machineinstrs < %s | FileCheck %s
; FIXME: We currently error for the large code model
-; RUN: not --crash llc -mtriple=arm64-none-linux-gnu -relocation-model=pic -aarch64-elf-ldtls-generation=1 -code-model=large -verify-machineinstrs < %s 2>&1 | FileCheck %s --check-prefix=CHECK-LARGE
+; RUN: not llc -mtriple=arm64-none-linux-gnu -relocation-model=pic -aarch64-elf-ldtls-generation=1 -code-model=large -verify-machineinstrs < %s 2>&1 | FileCheck %s --check-prefix=CHECK-LARGE
; CHECK-LARGE: ELF TLS only supported in small memory model
diff --git a/llvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll b/llvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
index c5a1144964976..437c169087c5b 100644
--- a/llvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
+++ b/llvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
@@ -3,7 +3,7 @@
; RUN: llc -mtriple=arm64-none-linux-gnu -verify-machineinstrs -show-mc-encoding -code-model=tiny < %s | FileCheck %s --check-prefix=CHECK-TINY
; RUN: llc -mtriple=arm64-none-linux-gnu -filetype=obj < %s -code-model=tiny | llvm-objdump -r - | FileCheck --check-prefix=CHECK-TINY-RELOC %s
; FIXME: We currently error for the large code model
-; RUN: not --crash llc -mtriple=arm64-none-linux-gnu -verify-machineinstrs -show-mc-encoding -code-model=large < %s 2>&1 | FileCheck %s --check-prefix=CHECK-LARGE
+; RUN: not llc -mtriple=arm64-none-linux-gnu -verify-machineinstrs -show-mc-encoding -code-model=large < %s 2>&1 | FileCheck %s --check-prefix=CHECK-LARGE
; CHECK-LARGE: ELF TLS only supported in small memory model
diff --git a/llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll b/llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
index 22e3ccf2b1209..670b49f002be0 100644
--- a/llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
+++ b/llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
@@ -1,5 +1,5 @@
; RUN: llc -O0 -fast-isel -mtriple=aarch64-apple-ios -o - %s | FileCheck %s
-; RUN: not --crash llc -O0 -mtriple=aarch64-apple-ios -o /dev/null -fast-isel -fast-isel-abort=3 %s 2> %t
+; RUN: not llc -O0 -mtriple=aarch64-apple-ios -o /dev/null -fast-isel -fast-isel-abort=3 %s 2> %t
; RUN: FileCheck %s --check-prefix=CHECK-ERRORS < %t
; The issue here is that FastISel cannot emit an ADDrr where one of the inputs
diff --git a/llvm/test/CodeGen/AArch64/hardened-br-jump-table.ll b/llvm/test/CodeGen/AArch64/hardened-br-jump-table.ll
index f20ea4db7baeb..80e1c6429cc25 100644
--- a/llvm/test/CodeGen/AArch64/hardened-br-jump-table.ll
+++ b/llvm/test/CodeGen/AArch64/hardened-br-jump-table.ll
@@ -2,12 +2,12 @@
;--- err1.ll
-; RUN: not --crash llc %t/err1.ll -mtriple=aarch64-elf \
+; RUN: not llc %t/err1.ll -mtriple=aarch64-elf \
; RUN: -aarch64-min-jump-table-entries=1 -aarch64-enable-atomic-cfg-tidy=0 \
; RUN: -code-model=large \
; RUN: -o - -verify-machineinstrs 2>&1 | FileCheck %s --check-prefix=ERR1
-; RUN: not --crash llc %t/err1.ll -mtriple=aarch64-elf \
+; RUN: not llc %t/err1.ll -mtriple=aarch64-elf \
; RUN: -aarch64-min-jump-table-entries=1 -aarch64-enable-atomic-cfg-tidy=0 \
; RUN: -global-isel -global-isel-abort=1 \
; RUN: -code-model=large \
diff --git a/llvm/test/CodeGen/AArch64/ptrauth-arm64-tls-dynamics.ll b/llvm/test/CodeGen/AArch64/ptrauth-arm64-tls-dynamics.ll
index 89731e62dcc1e..2d8085cf489b9 100644
--- a/llvm/test/CodeGen/AArch64/ptrauth-arm64-tls-dynamics.ll
+++ b/llvm/test/CodeGen/AArch64/ptrauth-arm64-tls-dynamics.ll
@@ -2,7 +2,7 @@
; RUN: -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -mtriple=aarch64-unknown-linux-gnu -mattr=+pauth -relocation-model=pic \
; RUN: -filetype=obj < %s | llvm-readelf -r -s - | FileCheck --check-prefix=CHECK-OBJ %s
-; RUN: not --crash llc -mtriple=aarch64-unknown-linux-gnu -mattr=+pauth -relocation-model=pic \
+; RUN: not llc -mtriple=aarch64-unknown-linux-gnu -mattr=+pauth -relocation-model=pic \
; RUN: -global-isel=1 < %s 2>&1 | FileCheck --check-prefix=CHECK-ERR %s
@general_dynamic_var = external thread_local global i32
diff --git a/llvm/test/CodeGen/AArch64/ptrauth-constant-in-code.ll b/llvm/test/CodeGen/AArch64/ptrauth-constant-in-code.ll
index 76339a7cc5791..a323c0fd1ed33 100644
--- a/llvm/test/CodeGen/AArch64/ptrauth-constant-in-code.ll
+++ b/llvm/test/CodeGen/AArch64/ptrauth-constant-in-code.ll
@@ -2,9 +2,9 @@
;--- err1.ll
-; RUN: not --crash llc < err1.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err1.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=0 -verify-machineinstrs 2>&1 | FileCheck --check-prefix=ERR1 %s
-; RUN: not --crash llc < err1.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err1.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=0 -verify-machineinstrs 2>&1 | FileCheck --check-prefix=ERR1 %s
@g = external global i32
@@ -16,9 +16,9 @@ define ptr @foo() {
;--- err2.ll
-; RUN: not --crash llc < err2.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err2.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=0 -verify-machineinstrs 2>&1 | FileCheck --check-prefix=ERR2 %s
-; RUN: not --crash llc < err2.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err2.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=0 -verify-machineinstrs 2>&1 | FileCheck --check-prefix=ERR2 %s
@g = external global i32
@@ -30,9 +30,9 @@ define ptr @foo() {
;--- err3.ll
-; RUN: not --crash llc < err3.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err3.ll -mtriple aarch64-elf -mattr=+pauth \
; RUN: -global-isel=0 -verify-machineinstrs 2>&1 | FileCheck --check-prefix=ERR3 %s
-; RUN: not --crash llc < err3.ll -mtriple arm64-apple-ios -mattr=+pauth \
+; RUN: not llc < err3.ll -mtriple arm64-apple-ios -mattr=+pauth \
; RUN: -global-isel=0 -verify-machineinstrs 2>&1 | FileCheck --check-prefix=ERR3 %s
@g_weak = extern_weak global i32
@@ -44,9 +44,9 @@ define ptr @foo() {
;--- err4.ll
-; RUN: not --crash llc < err4.ll -mtriple aarch64-elf -mattr=+pauth \
+; RUN: not llc < err4.l...
[truncated]
``````````
</details>
https://github.com/llvm/llvm-project/pull/128495
More information about the llvm-commits
mailing list