[llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)

Sam Elliott via llvm-commits llvm-commits at lists.llvm.org
Sun Feb 9 21:35:39 PST 2025

Previous message: [llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)
Next message: [llvm] [TableGen] Avoid repeated hash lookups (NFC) (PR #126190)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lenary closed https://github.com/llvm/llvm-project/pull/126184

Previous message: [llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)
Next message: [llvm] [TableGen] Avoid repeated hash lookups (NFC) (PR #126190)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list