[llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Sun Feb 9 19:09:28 PST 2025

Previous message: [llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)
Next message: [llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp approved this pull request.

LGTM.

https://github.com/llvm/llvm-project/pull/126184

Previous message: [llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)
Next message: [llvm] [RISCV] Improve Errors for X1/X5/X1X5 Reg Classes (PR #126184)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list