[llvm] c242c7c - [AArch64] Don't store an MCRegister in an int64_t. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Fri Jan 31 00:05:33 PST 2025
Author: Craig Topper
Date: 2025-01-31T00:01:11-08:00
New Revision: c242c7c13919ed273292d52fd464201105a76b53
URL: https://github.com/llvm/llvm-project/commit/c242c7c13919ed273292d52fd464201105a76b53
DIFF: https://github.com/llvm/llvm-project/commit/c242c7c13919ed273292d52fd464201105a76b53.diff
LOG: [AArch64] Don't store an MCRegister in an int64_t. NFC
Reassociate arithmetic to avoid negative values.
Added:
Modified:
llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
Removed:
################################################################################
diff --git a/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp b/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
index 43f07be15e9d13..335b46b76688fa 100644
--- a/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
+++ b/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
@@ -4621,7 +4621,7 @@ ParseStatus AArch64AsmParser::tryParseVectorList(OperandVector &Operands,
return ParseStatus::NoMatch;
};
- int NumRegs = getNumRegsForRegKind(VectorKind);
+ unsigned NumRegs = getNumRegsForRegKind(VectorKind);
SMLoc S = getLoc();
auto LCurly = getTok();
Lex(); // Eat left bracket token.
@@ -4638,10 +4638,10 @@ ParseStatus AArch64AsmParser::tryParseVectorList(OperandVector &Operands,
if (!ParseRes.isSuccess())
return ParseRes;
- int64_t PrevReg = FirstReg;
+ MCRegister PrevReg = FirstReg;
unsigned Count = 1;
- int Stride = 1;
+ unsigned Stride = 1;
if (parseOptionalToken(AsmToken::Minus)) {
SMLoc Loc = getLoc();
StringRef NextKind;
@@ -4656,7 +4656,7 @@ ParseStatus AArch64AsmParser::tryParseVectorList(OperandVector &Operands,
return Error(Loc, "mismatched register size suffix");
unsigned Space =
- (PrevReg < Reg) ? (Reg - PrevReg) : (Reg + NumRegs - PrevReg);
+ (PrevReg < Reg) ? (Reg - PrevReg) : (NumRegs - (PrevReg - Reg));
if (Space == 0 || Space > 3)
return Error(Loc, "invalid number of vectors");
@@ -4682,7 +4682,7 @@ ParseStatus AArch64AsmParser::tryParseVectorList(OperandVector &Operands,
getContext().getRegisterInfo()->getEncodingValue(PrevReg);
if (!HasCalculatedStride) {
Stride = (PrevRegVal < RegVal) ? (RegVal - PrevRegVal)
- : (RegVal + NumRegs - PrevRegVal);
+ : (NumRegs - (PrevRegVal - RegVal));
HasCalculatedStride = true;
}
More information about the llvm-commits
mailing list