[llvm] [DAGCombiner][X86] Improve chain handling in fold (fshl ld1, ld0, c) -> (ld0[ofs]) combine. (PR #124871)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 30 16:38:40 PST 2025

Previous message: [clang] [compiler-rt] [llvm] [ASan] Add metadata to renamed instructions so ASan doesn't use the i… (PR #119387)
Next message: [llvm] [VectorCombine] Fold vector.interleave2 with two constant splats (PR #125144)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/124871

Previous message: [clang] [compiler-rt] [llvm] [ASan] Add metadata to renamed instructions so ASan doesn't use the i… (PR #119387)
Next message: [llvm] [VectorCombine] Fold vector.interleave2 with two constant splats (PR #125144)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list