[clang] [llvm] [RISCV] Add Qualcomm uC Xqciint (Interrupts) extension (PR #122256)

[Craig Topper via llvm-commits]

================
@@ -166,6 +168,36 @@ class QCIMVCCI<bits<3> funct3, string opcodestr, DAGOperand immType>
   let rs2 = imm;
 }
 
+let hasSideEffects = 1, mayLoad = 0, mayStore = 0 in
+class QCIRVInst16CI_RS1<bits<5> imm5, string OpcodeStr>
----------------
topperc wrote:

imm5 -> funct5. Prefer to use "imm" for bits that come from an operand.

https://github.com/llvm/llvm-project/pull/122256