[llvm] [AArch64][SVE] Add partial reduction SDNodes (PR #117185)

[James Chesterman via llvm-commits]

================
@@ -8147,7 +8147,7 @@ void SelectionDAGBuilder::visitIntrinsicCall(const CallInst &I,
 
     if (!TLI.shouldExpandPartialReductionIntrinsic(cast<IntrinsicInst>(&I))) {
       setValue(&I,
-               DAG.getNode(ISD::PARTIAL_REDUCE_UADD, dl, AccVT, Acc, Input));
+               DAG.getNode(ISD::PARTIAL_REDUCE_UMLA, dl, AccVT, Acc, Input));
----------------
JamesChesterman wrote:

Yes I had left it to the DAG-combine, although I hadn't considered that the `ISD::PARTIAL_REDUCE_U/SMLA` node would just be broken beforehand (and if the DAG-combine doesn't happen). I'll address this now, thank you.

https://github.com/llvm/llvm-project/pull/117185