[llvm] [RISCV] Fix the worst case for VSHA2MS in SiFive P400/P600 scheduling models (PR #116893)

Reid Tatge via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 21 10:16:45 PST 2024

Previous message: [llvm] [RISCV] Fix the worst case for VSHA2MS in SiFive P400/P600 scheduling models (PR #116893)
Next message: [llvm] [RISCV] Fix the worst case for VSHA2MS in SiFive P400/P600 scheduling models (PR #116893)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/reidtatge approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/116893

Previous message: [llvm] [RISCV] Fix the worst case for VSHA2MS in SiFive P400/P600 scheduling models (PR #116893)
Next message: [llvm] [RISCV] Fix the worst case for VSHA2MS in SiFive P400/P600 scheduling models (PR #116893)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list