[llvm] [RISCV] Only allow 5 bit shift amounts in disassembler for RV32. (PR #115432)
Yingwei Zheng via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 7 23:19:59 PST 2024
https://github.com/dtcxzyw edited https://github.com/llvm/llvm-project/pull/115432
More information about the llvm-commits
mailing list