[llvm] [RISCV] Lower fixed-length strided VP loads and stores for zvfhmin/zvfbfmin (PR #114750)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 4 03:26:02 PST 2024

Previous message: [llvm] [RISCV] Lower vector_shuffle for bf16 (PR #114731)
Next message: [llvm] [RISCV] Lower fixed-length strided VP loads and stores for zvfhmin/zvfbfmin (PR #114750)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp approved this pull request.

LGTM.

https://github.com/llvm/llvm-project/pull/114750

Previous message: [llvm] [RISCV] Lower vector_shuffle for bf16 (PR #114731)
Next message: [llvm] [RISCV] Lower fixed-length strided VP loads and stores for zvfhmin/zvfbfmin (PR #114750)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list