[llvm] [SPIR-V] Fix BB ordering & register lifetime (PR #111026)

[Vyacheslav Levytskyy via llvm-commits]

Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>,
Nathan =?utf-8?q?Gauër?= <brioche at google.com>
Message-ID:
In-Reply-To: <llvm.org/llvm/llvm-project/pull/111026 at github.com>


VyacheslavLevytskyy wrote:

Without looking into the case, just as an idea, the resolution probably should be better done in lib/Target/SPIRV/SPIRVEmitIntrinsics.cpp to avoid `%"reg2mem alloca point" = call i32 @llvm.spv.bitcast.i32.i32(i32 %0)` in the first place. Otherwise the place to check is `insertBitcasts()` from lib/Target/SPIRV/SPIRVPreLegalizer.cpp. I may look into it on Monday-Tuesday if nobody resolves this until that.

@spall Can you please create an issue with a small reproducer or just insert this here.

https://github.com/llvm/llvm-project/pull/111026